

LCFC Confidential


Y540 M/B Schematics Document

Coffee Lake H-Processor with DDR4 + NV N18E-G1 GPU

2019-03-22


REV: 2.0

www.laptoprepairsecrets.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Cover Page			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	Y540	2.0	
Date:				Friday, March 22, 2019		Sheet 1 of 77	

LCFC confidential

File Name:FY515
Board Number:NM-C221
PN:DAZ1DG00101





Power Plane / State	B+	+3VALW +5VALW	+3VALW_PCH	+1.2V	+5VS +3VS VCCIO VCCSA VCCSTG VCCCPUCORE VCCGFXCORE +1.8VS_AON +1.8VGS NVVDD +1.0VGS FBVDDQ
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

BOM Structure Control Table

[illegible]

PCIe Port table	
Port	Function
1:8	NA
9	M.2 SSD/Optane
10	M.2 SSD/Optane
11	M.2 SSD/Optane
12	M.2 SSD/Optane
13	WLAN Gen1
14	LAN Gen1
15:24	NA

Title			
Notes List			
Size Custom	Document Number Y540	Rev 2.0	
Date	Friday, March 22, 2019	Sheet	3 of 77



SMBUS Control Table

	SOURCE	VGA	BATT	IT8226E	SODIMM	WLAN	Thermal Sensor	PCH	TP Module	Charger	RGB KB Backlight	USB-C PD	HIFI Audio	Anti-ghost
EC_SMB_DA0 EC_SMB_DA0	IT8226E +3VALW	X	X	X	X	X	X	X	X	X	X	V +5VS	X	V +3VALW_AG
EC_SMB_DA1 EC_SMB_DA1	IT8226E +3VALW_R	X	V +3VALW_R	V +3VALW_R	X	X	X	X	X	V +3VALW_R	X	X	X	X
EC_SMB_DA2 EC_SMB_DA2	IT8226E +3VS	V +1.8VS_AON	X	V +3VS	X	X	V +3VS	V +3VALW_PCH	X	X	X	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	V +3VS	X	X	X	V +3VS	X	X	X	X	X
PCH_RGBKB_SCL PCH_RGBKB_SDA	X	X	X	X	X	X	X	X	X	X	V +LDO_3V3	X	X	X
EC_SMB_DA0 EC_SMB_DA0	IT8226E +3VALW	X	X	X	X	X	X	X	X	X	X	V +5VS	X	X

EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address		PCH I2C 2 Bus address	
Device	Address	Device	Address	Device	Address	Device	Address
Battery	0014	Thermal Sensor F75303M	1001100a b	DDR D180A	1010 000x b	RGB Backlight	Need to update
Charger	0001 0010 b	VGA	0a0e (default)	DDR D180B	1010 010x b		
		PCH	Need to update	TP Module	Need to update		
		Thermal Sensor NCT7718W	1001100ab	Wlan	Reserved		

24 PCIE_CRX_GTX_N[0..15]

24 PCIE_CRX_GTX_P[0..15]

PCIE_CTX_C_GRX_N[0..15]

PCIE_CTX_C_GRX_P[0..15]

VCCIO

Note:
Place R_comp inside CPU cavity
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.

19 DMI_CRX_PTX_P0 DMI_CRX_PTX_P0 D8 DMI_RXP_0 DMI_TXN_0 B8 DMI_CTX_PRX_P0 DMI_CTX_PRX_P0 19

19 DMI_CRX_PTX_N0 DMI_CRX_PTX_N0 E8 DMI_RXN_0 DMI_TXN_0 A8 DMI_CTX_PRX_N0 DMI_CTX_PRX_N0 19

19 DMI_CRX_PTX_P1 DMI_CRX_PTX_P1 E6 DMI_RXP_1 DMI_TXN_1 C6 DMI_CTX_PRX_P1 DMI_CTX_PRX_P1 19

19 DMI_CRX_PTX_N1 DMI_CRX_PTX_N1 F6 DMI_RXN_1 DMI_TXN_1 B6 DMI_CTX_PRX_N1 DMI_CTX_PRX_N1 19

19 DMI_CRX_PTX_P2 DMI_CRX_PTX_P2 D5 DMI_RXP_2 DMI_TXN_2 B5 DMI_CTX_PRX_P2 DMI_CTX_PRX_P2 19

19 DMI_CRX_PTX_N2 DMI_CRX_PTX_N2 E5 DMI_RXN_2 DMI_TXN_2 A5 DMI_CTX_PRX_N2 DMI_CTX_PRX_N2 19

19 DMI_CRX_PTX_P3 DMI_CRX_PTX_P3 J8 DMI_RXP_3 DMI_TXN_3 D4 DMI_CTX_PRX_P3 DMI_CTX_PRX_P3 19

19 DMI_CRX_PTX_N3 DMI_CRX_PTX_N3 J9 DMI_RXN_3 DMI_TXN_3 B4 DMI_CTX_PRX_N3 DMI_CTX_PRX_N3 19

UCIC

PCIE_CRX_GTX_P15 E25 PEG_RXP_0 PEG_TXP_0 B25 PCIE_CTX_GRX_P15 OPT@ CC32 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P15

PCIE_CRX_GTX_N15 D25 PEG_RXN_0 PEG_TXN_0 A25 PCIE_CTX_GRX_N15 OPT@ CC16 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N15

PCIE_CRX_GTX_P14 E24 PEG_RXP_1 PEG_TXP_1 B24 PCIE_CTX_GRX_P14 OPT@ CC31 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P14

PCIE_CRX_GTX_N14 F24 PEG_RXN_1 PEG_TXN_1 C24 PCIE_CTX_GRX_N14 OPT@ CC15 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N14

PCIE_CRX_GTX_P13 E23 PEG_RXP_2 PEG_TXP_2 B23 PCIE_CTX_GRX_P13 OPT@ CC30 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P13

PCIE_CRX_GTX_N13 D23 PEG_RXN_2 PEG_TXN_2 A23 PCIE_CTX_GRX_N13 OPT@ CC14 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N13

PCIE_CRX_GTX_P12 E22 PEG_RXP_3 PEG_TXP_3 B22 PCIE_CTX_GRX_P12 OPT@ CC29 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P12

PCIE_CRX_GTX_N12 F22 PEG_RXN_3 PEG_TXN_3 C22 PCIE_CTX_GRX_N12 OPT@ CC13 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N12

PCIE_CRX_GTX_P11 E21 PEG_RXP_4 PEG_TXP_4 B21 PCIE_CTX_GRX_P11 OPT@ CC28 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P11

PCIE_CRX_GTX_N11 D21 PEG_RXN_4 PEG_TXN_4 A21 PCIE_CTX_GRX_N11 OPT@ CC12 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N11

PCIE_CRX_GTX_P10 E20 PEG_RXP_5 PEG_TXP_5 B20 PCIE_CTX_GRX_P10 OPT@ CC27 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P10

PCIE_CRX_GTX_N10 F20 PEG_RXN_5 PEG_TXN_5 C20 PCIE_CTX_GRX_N10 OPT@ CC11 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N10

PCIE_CRX_GTX_P9 E19 PEG_RXP_6 PEG_TXP_6 B19 PCIE_CTX_GRX_P9 OPT@ CC26 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P9

PCIE_CRX_GTX_N9 D19 PEG_RXN_6 PEG_TXN_6 A19 PCIE_CTX_GRX_N9 OPT@ CC10 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N9

PCIE_CRX_GTX_P8 E18 PEG_RXP_7 PEG_TXP_7 B18 PCIE_CTX_GRX_P8 OPT@ CC25 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P8

PCIE_CRX_GTX_N8 D18 PEG_RXN_7 PEG_TXN_7 C18 PCIE_CTX_GRX_N8 OPT@ CC9 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N8

PCIE_CRX_GTX_P7 D17 PEG_RXP_8 PEG_TXP_8 A17 PCIE_CTX_GRX_P7 OPT@ CC24 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P7

PCIE_CRX_GTX_N7 E17 PEG_RXN_8 PEG_TXN_8 B17 PCIE_CTX_GRX_N7 OPT@ CC8 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N7

PCIE_CRX_GTX_P6 F16 PEG_RXP_9 PEG_TXP_9 C16 PCIE_CTX_GRX_P6 OPT@ CC23 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P6

PCIE_CRX_GTX_N6 E16 PEG_RXN_9 PEG_TXN_9 A16 PCIE_CTX_GRX_N6 OPT@ CC7 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N6

PCIE_CRX_GTX_P5 D15 PEG_RXP_10 PEG_TXP_10 B15 PCIE_CTX_GRX_P5 OPT@ CC22 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P5

PCIE_CRX_GTX_N5 E15 PEG_RXN_10 PEG_TXN_10 C15 PCIE_CTX_GRX_N5 OPT@ CC6 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N5

PCIE_CRX_GTX_P4 F14 PEG_RXP_11 PEG_TXP_11 B14 PCIE_CTX_GRX_P4 OPT@ CC21 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P4

PCIE_CRX_GTX_N4 E14 PEG_RXN_11 PEG_TXN_11 A14 PCIE_CTX_GRX_N4 OPT@ CC5 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N4

PCIE_CRX_GTX_P3 D13 PEG_RXP_12 PEG_TXP_12 B13 PCIE_CTX_GRX_P3 OPT@ CC20 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P3

PCIE_CRX_GTX_N3 E13 PEG_RXN_12 PEG_TXN_12 C13 PCIE_CTX_GRX_N3 OPT@ CC4 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N3

PCIE_CRX_GTX_P2 F12 PEG_RXP_13 PEG_TXP_13 B12 PCIE_CTX_GRX_P2 OPT@ CC19 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P2

PCIE_CRX_GTX_N2 E12 PEG_RXN_13 PEG_TXN_13 A12 PCIE_CTX_GRX_N2 OPT@ CC3 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N2

PCIE_CRX_GTX_P1 D11 PEG_RXP_14 PEG_TXP_14 B11 PCIE_CTX_GRX_P1 OPT@ CC18 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P1

PCIE_CRX_GTX_N1 E11 PEG_RXN_14 PEG_TXN_14 A11 PCIE_CTX_GRX_N1 OPT@ CC2 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N1

PCIE_CRX_GTX_P0 F10 PEG_RXP_15 PEG_TXP_15 C10 PCIE_CTX_GRX_P0 OPT@ CC17 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_P0




PCIE_CRX_GTX_N0 E10 PEG_RXN_15 PEG_TXN_15 B10 PCIE_CTX_GRX_N0 OPT@ CC1 1 2 0.22U 0201 6.3V6-K PCIE_CTX_C_GRX_N0


PEG_COMP

PEG_RCOMP


COFFEE LAKE-H-CPU_BGA1440







@







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	CPU (4/7) eDP, DDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size A3	Document Number Y540			Rev 2.0	
Date: Friday, March 22, 2019				Sheet 8 of 77	








DDR4 SO-DIMM A



Layout Note:
Place near DIMM





Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes
Place near DIMM socket

SPD Address = 0H

Layout Note:
Place near DIMM






Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	DDRVI SO-DIMM A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
	Y540			2.0	
Date:	Friday, March 22, 2019			Sheet	12 of 77

DDR4 SO-DIMM B


SPD Address = 2H

Layout Note:
Place near DIMM

Layout Note:
Place near DIMM





Near JDDRH1








CAD Note:
Trace width= 20 mil, Spacing=20 mils

For EM

Security Classification		LC Future Center Secret Data		Title						
Issued Date		2018/08/02		Deciphered Date			2018/08/02		DDRVI SO-DIMM B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										
Size		Document Number						Rev		
C		Y540						2.0		
Date:		Friday, March 22, 2019		Sheet		13		of 77		



Right USB (3.0)
DB




DDPB_CTRLDATA
The signal has a weak internal pull-down.

H	Port B is detected.
* L	Port B is not detected.

DDPC_CTRLDATA
The signal has a weak internal pull-down.



* H	Port C is detected.
L	Port C is not detected. (Default)

DDPD_CTRLDATA
The signal has a weak internal pull-down.

H	Port D is detected.
 L	Port D is not detected. (Default)




Security Classification	LC Future Center Secret Data		
Issued Date	2018/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title			
PCH (2/9) USB3/GPPAEFGHI			
Size A3	Document Number	Rev	
	Y540	2.0	
Date:	Friday, March 22, 2019	Sheet	15 of 77





+3V_SPI



1. If support DS3, connect to +3V and don't support EC mirror code.
2. If don't support DS3, connect to +3VALW_PCH and support EC mirror code.




GPP_H15 /SML3ALERT# (Strap reserved)
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
Power Plane: Primary Well

GPP_H12 /SML2ALERT#
This signal has a weak internal pull-down. 0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled. Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled)
Notes:
1. The internal pull-down is disabled after RMNRST# deasserts.
2. This signal is in the primary well.



[illegible]


Function	PCH_GPA18	PCH_GPA19	PCH_GPA20	PCH_GPA21	PCH_GPA22	PCH_GPA23
Y540-15-N17P	0	0	0	0	x	x
Y540-15-N18E G0	0	0	0	1	x	x
Y540-15-N18E G1	0	0	1	0	x	x
Y540-15-N18P	0	0	1	1	x	x
Y7000P-15-N17P	0	1	0	0	x	x
Y7000P-15-N18E G0	0	1	0	1	x	x
Y7000P-15-N18E G1	0	1	1	0	x	x
Y7000P-15-N18P	0	1	1	1	x	x
Y540-17-N17P	1	0	0	0	x	x
Y540-17-N18E G0	1	0	0	1	x	x
Y540-17-N18E G1	1	0	1	0	x	x
Y540-17-N18P	1	0	1	1	x	x



N18E-G1 GPIO

GPIO	I/O	GPIO Name	Function Description	Net name	I/O Termination
GPIO0	OUT	NVDD_PWM_VID	PWM Output to control NVDD	NVDD_PWM_VID	
GPIO1	OUT	GC6:GC6_FB_EN	GC6 FRAME BUFFER ENABLE	FB_GC6_EN	(10K pull down)
GPIO2	IN	GC6:GPU_EVENT*	Wake the GPU from GC6 state	GPU_EVENT#_R	(10K pull High)
GPIO3	OUT	UNUSED	UNUSED	UNUSED	
GPIO4	OUT	GC6:1V8_MAIN_EN	GPU power sequencing for GC6 --- 1V8_MAIN_EN	1V8_MAIN_EN	(10K pull High)
GPIO5	IN	FRAME_LOCK*	Active low Frame Lock for NVSR panel	GPU_FRAME_LOCK#	
GPIO6	OUT	NVDD_PSI*	Phase Shedding, NVDD_PSI	NVDD_PSI	(5.1K pull High)
GPIO7	OUT	LCD_BL_PWM	LCD Panel Backlight PWM	GPU_EDP_PWM	(100K pull down)
GPIO8	OUT	MEM_VDD_CTL	Memory voltage Control	FBVDDQ_SEL	(10K pull down)
GPIO9	I/O	THERM_ALERT*	Active Low Thermal Alert	VGA_ALERT#	(10K pull High)
GPIO10	OUT	MEM_VREF_CTL	Memory VREF Control	MEM_VREF	(10K pull down)
GPIO11	OUT	LCD_VCC	LCD Panel VOLTAGE	GPU_EDP_ENVDD	(10K pull down)
GPIO12	IN	PWR_LEVEL	AC power detect or power supply overdraw input	VGA_AC_DET_R	(10K pull High)
GPIO13	OUT	UNUSED	UNUSED	UNUSED	
GPIO14	IN	HPD_IFPA*	Hot Plug Detect for IFPA	IFPA_HPD	(10K pull High)
GPIO15	IN	HPD_IFPB*	Hot Plug Detect for IFPB	UNUSED	
GPIO16	OUT	UNUSED	UNUSED	UNUSED	
GPIO17	IN	HPD_IFPD*	Hot Plug Detect for IFPD	GPU_EDP_ENBKL	(100K pull down)
GPIO18	IN	HPD_IFPE*	Hot Plug Detect for IFPE	IFPE_HPD	(10K pull High)
GPIO19	OUT	Reserved	UNUSED	UNUSED	
GPIO20	OUT	GC6:NB_FGC6	Low Power States Fast CG6	NB_FGC6	(10K pull down)
GPIO21	OUT	LCD_BLEN	LCD Panel Backlight Enable	GPU_EDP_ENBKL	
GPIO22		UNUSED	UNUSED	UNUSED	
GPIO23		UNUSED	UNUSED	RASTER_SYNC1	(100K pull down)
GPIO24	IN	HPD_IFPF*/USBC_HPD* or Dongle_DET*	Hot Plug Detect for IFPF or USBC	UNUSED	
GPIO25	OUT	FBVDD_PSI	Turns off phases of the Frame buffer power supply	FBVDDQ_PSI	(5.1K pull High)
GPIO26		FP_FUSE	Field-programming of select fuses	GPIO26_FP_FUSE	(10K pull down)
GPIO27	IN	HPD_IFPC*	Hot Plug Detect for IFPC	IFPC_HPD	(10K pull High)
GPIO28		ADC_MUX_SEL	OVRM MUX SEL	ADC_MUX_SEL_R	(10K pull High)
GPIO29	OUT	IDLE_IN_SW	IDLE_IN_SW	IDLE_IN_SW	(10K pull down)
GPIO30		UNUSED	UNUSED	UNUSED	

N18E-G1 Power Sequence



1. The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.

2. Delay from 1V8_MAIN_EN to PEXVDD/NVDD_PG0OD must NOT exceed 4ms.

3. It is recommended that the delay from 1V8_AON on to PEXVDD/NVDD_PG0OD assertion not exceed 20ms.

4. Power up NVDD must be 90% before PEXVDD can start ramp-up.

5. All 3.3V devices that connect to the GPU must be powered after 1V8_AON;GPU cannot have any 3.3V leakage paths before 1V8_AON is present.

6. Refer to the JEDEC Memory SPEC for memory-related power sequencing.

7. FBVDD/Q, USB_VDDP and 1V8_AON don't need power cycle for GC6
1. PEXVDD must power down before NVDD,

2. For GDDR6, VPP must be equal to or higher than FBVDD/Q at all times;use gate logic and discharge circuit as needed

3. All 3.3V devices that connect to the GPU must be ramp down before 1V8_AON; GPU can NOT have any 3.3V leakage path after 1V8_AON and 1.8V_MAIN power down.

4. Power down of PEXVDD must be less than 10% before NVDD can start ramp-down..

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V


STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	N18E-G1 VRAM
L	L	L	0 (0x0000)	Samsung K4Z80325BC-HC14
L	L	H	1 (0x0001)	Micron MT61K256M32JE-14:A
L	H	L	2 (0x0002)	
L	H	H	3 (0x0003)	
H	L	L	4 (0x0004)	
H	L	H	5 (0x0005)	
H	H	L	6 (0x0006)	
H	H	H	7 (0x0007)	
L	L	M	8 (0x0008)	
L	M	L	9 (0x0009)	
L	M	H	10 (0x000A)	
L	H	M	11 (0x000B)	
M	L	L	12 (0x000C)	
M	L	H	13 (0x000D)	


FS_OVERT# FUNCTION



ROM_SO	ROM_SI	ROM_SCLK	FS_OVERT# FUNCTION
L	L	L	FS_OVERT# function ENABLE
L	L	H	FS_OVERT# function DISABLED Reserved; do not configure



STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0

- 1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
- 1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
- 1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
- 1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE
























follow CRB bit swap













follow CRB bit swap
















LCD POWER CIRCUIT










Security Classification	LC Future Center Secret Data		Title	eDP/ CMOS/Touch screen	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Y540		Rev	2.0
		Friday, March 22, 2019		Sheet	39 of 77






Slave Addr	Ra 1%	Rb 1%
addr0	NC	10K
addr1	54.9K	12.1K
addr2	27.4K	15.8K
addr3	18.2K	22.1K









Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Designed Date	2018/08/02	DP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS TO BE KEPT UNDER STRICT CONTROL AND NOT TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS INFORMATION IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY WILL BE PUNISHED SEVERELY.					
Rev	D	Revised Number	Y540	Page	24
<div> <div>LCFC</div> <div>LC FUTURE CENTER</div> </div>					





Security Classification		LC Future Center Secret Data		Title			
Issued Date		2018/08/02		Deciphered Date			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF LC FUTURE CENTER TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER. ANY INFORMATION RECEIVED AS AUTHORIZED BY LC FUTURE CENTER, OR ANY INFORMATION NOT THE INFORMATION OF LC FUTURE CENTER, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>							
Size		Document Number		Date		Folio	
Dustbin		Y540		Friday, March 22, 2019		1800	


Mini-Express Card(WLAN/WiMAX)




M.2 SSD(SATA/PCIE)







Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Declassified Date	2018/08/02	
THIS SKETCH OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND/OR TRADE SECRET INFORMATION. THIS SKETCH MAY BE REPRODUCED FROM THE CONTENT OF THE COMPLAINT DIVISION OF PAID OR UNPAID FOR BY THE USER OF THE INFORMATION.			Rev Date Y540 2202, 2020.12.20.2019	Sheet 6 of 7




SATA HDD Conn.






Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	HDD/XBOX CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number Y540	Rev 2.0
				Date:	Friday, March 22, 2019	Sheet 46 of 77



USB charger 2.5A





CLT1	CLT2	CLT3	ILIM_SEL	MOD	
0	0	0	X	DCH	OUT held low
1	1	1	1	CDP	Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2	Data Connected
1	1	0	X	SDP1	Data Connected
0	1	0	X	SDP1	Data Connected
1	0	0	X	DCP_Short	Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider	Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto	Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto	Data Disconnected and Power Wake Function Active




UARTA_P80_EN	POST 80
Set input	DISABLE
Set output Low	ENABLE













OE#	S	FUNCTION
H	X	DISABLE
L	L	D(+/-) to 1D(+/-)
L	H	D(+/-) to 2D(+/-)






Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE POSSESSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			Size C Document Number Y540	Rev 2.0
Date:	Friday, March 22, 2019		Sheet	48 of 77


ON/OFF switch
No function field



Security Classification	LC Future Center Secret Data	Title
Issued Date	20180802	Designed Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM LC FUTURE CENTER.		KBD/PWR/OLED/TP Conn.
Rev	1	Revision Number
D	Y540	Rev
Printed: 10/20/2018		Page 10 of 17


Place Close to TL1

Security Classification				LC Future Center Secret Data				Title			
Issued Date		2018/08/02		Deciphered Date		2018/08/02		LAN_Transformer			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size C Document Number Y540 Rev 2.0	
Date: Friday, March 22, 2019										Sheet 52 of 77	





Security Classification	LC Future Center Secret Data	Title	Codec_CX20752
Issued Date	20180802	Designed Date	20180802
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET MAY BE SUBJECT TO LEGAL ACTION.			
Rev D	Revised Number	Y540	Rev 1
Date: 190901 10:00:00 AM			


Fintek(1 Local+2 Remote) thermal sensor placed near DIMM



```
REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"
```




HW thermal sensor




```
over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C
```

Near GPU&VRAM




Near CPU



for layout optimized, change the EC_AGND to GND

Nuvoton(1 Local+1 Remote) thermal sensor placed near TBD



NT_REMOTE1+
NT_REMOTE1- NT_REMOTE1+
NT_REMOTE1-


Thermal Diode Near GPU FAN(DB)

NT_REMOTE1+/-:


Trace width/space:10/10 mil

Trace length:<8"

Near DIMM



FAN Conn



Address 1001_101xb




Security Classification				LC Future Center Secret Data				Title		
Issued Date		2018/08/02		Deciphered Date		2018/08/02		Thermal sensor/FAN CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										
Size C		Document Number y540						Rev 2.0		
Date:		Friday, March 22, 2019						Sheet 55 of 77		



TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

LOGIC


TABLE : PCH ITP DEBUG REPORT


	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM











LOGIC


TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)		R563
HIGH	Enable "No Reboot" Mode	ASM
LOW	Disable "No Reboot" Mode (Default)	NO ASM












add by Bing 04/08







SO-DIMM Shielding





Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Blank	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number
				Y540	
				Date: Friday, March 22, 2019	Sheet 60 of 77











Security Classification			LC Future Center Secret Data		Title				
Issued Date		2018/08/02		Deciphered Date		2018/08/02			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>									
Size		Document Number		Y540		Rev		2.0	
Date		Friday, March 22, 2019		Sheet		64		of 77	




VCCIO 20VB+ change to Core VIN for layout




ILMT=0 OCP=6.5A
ILMT=floating OCP=9.5A
ILMT=1 OCP=12.5A






Vout=0.95V±50mV
Vset=0.962V±1.78%
Vref=0.6V
TDC=6A
OCP=9.5A TYP=10.5A MAX 11.5A
OVP=(1.15~1.25)*Vout
UVP=(0.6~0.7)*Vout
Fsw=500Khz min=425K max=575K

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom
			Document Number	Y540
			Date:	Friday, March 22, 2019
			Sheet	68 of 77
			Rev	2.0



MP2979AGQKT-0048 for Y540
LCFC PN: SA00009Z600
PU2901 only change LCFC PN can not link CIS

PSYS=0.8V MP2949 trigger VRHOT







Vboot=0V Loadline=1.8mΩ
 Ripple=30mV/-10mV (0A-0.5A)
 Ripple=10mV (0.5A-TDC)
 Ripple=15mV (TDC-Iccmax)
 TDC=80A (0 A)
 Iccmax=128A (H42=86) OCP=155A (H42=96A)
 OVP=VID+400mV
 OVP=2V (during SS)
 UVP=VID-300mV
 Fsw=500KHz




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/06/02	Deciphered Date	2018/06/02	PWR-VCCCPUCORE	
THIS SUBJECT OF DISSEMINATING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SUBJECT DRAWING WILL BE TRANSFERRED FROM THE CUSTODY OF THE CONFIDENTIAL DIVISION OF R&D DEPARTMENT (SECRET) AND HANDLED BY LC FUTURE CENTER. WITHOUT THIS SUBJECT DRAWING, THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev	Document Number
				1	Y540
				Rev	Policy, Revision, or other
				Rev	Rev




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	PWR-VCCSA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size B Document Number Y540 Rev 2.0
Date:				Friday, March 22, 2019	Sheet	72 of 77


1.8V VIN change to 3.3V



Vout=1.8V±3%
Vset=1.82V±2.9%
Vref=0.6V ±1.5%
OCP=4A
Fsw=1Mhz




Vout=1.0V±3%
Vset=1.01V±1.8%
Vref=0.6V
OCP=3.5A
Fsw=1Mhz



UPI---US5650
 PR7605=487
 PR7613=487
 PR7610=357ohm for Lower 70W 215 for 75W to 90W 165 for 100W to 110W
 PR7614=357ohm for Lower 70W 215 for 75W to 90W 165 for 100W to 110W
 PR7603=324K
 PR7602=75K
 PR7609=75K
 PC7604=1nF
 PC7608=1nF

ON---NCP45491
 PR7605=649
 PR7613=649
 PR7610=475ohm for lower 70W 287 for 75W to 90W 221 for 100W to 110W
 PR7614=475ohm for lower 70W 287 for 75W to 90W 221 for 100W to 110W
 PR7603=243K
 PR7602=75K
 PR7609=75K
 PC7604=1nF
 PC7608=1nF



Security Classification		LC Future Center Secret Data		Title		
Issued Date		2018/08/02	Deciphered Date		2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size C		Document Number		Y540		Rev 2.0
Date:		Friday, March 22, 2019		Sheet 77 of 77		